All Products

CY74FCT377CTSOC

4.75V~5.25V D-Type Flip Flop DUAL 200μA 74FCT Series 20-SOIC (0.295, 7.50mm Width)


  • Manufacturer: Rochester Electronics, LLC
  • Origchip NO: 699-CY74FCT377CTSOC
  • Package: 20-SOIC (0.295, 7.50mm Width)
  • Datasheet: PDF
  • Stock: 306
  • Description: 4.75V~5.25V D-Type Flip Flop DUAL 200μA 74FCT Series 20-SOIC (0.295, 7.50mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 20-SOIC (0.295, 7.50mm Width)
Surface Mount YES
Operating Temperature -40°C~85°C TA
Packaging Tube
Series 74FCT
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 20
Type D-Type
Additional Feature WITH HOLD MODE
Technology CMOS
Voltage - Supply 4.75V~5.25V
Terminal Position DUAL
Terminal Form GULL WING
Supply Voltage 5V
JESD-30 Code R-PDSO-G20
Function Standard
Qualification Status COMMERCIAL
Output Type Non-Inverted
Number of Elements 1
Supply Voltage-Max (Vsup) 5.25V
Supply Voltage-Min (Vsup) 4.75V
Family FCT
Current - Quiescent (Iq) 200μA
Current - Output High, Low 32mA 64mA
Output Polarity TRUE
Number of Bits per Element 8
Max Propagation Delay @ V, Max CL 5.2ns @ 5V, 50pF
Trigger Type Positive Edge
Input Capacitance 5pF
Propagation Delay (tpd) 5.2 ns
Height Seated (Max) 2.667mm
Width 7.5mm
RoHS Status ROHS3 Compliant

CY74FCT377CTSOC Overview


The flip flop is packaged in a case of 20-SOIC (0.295, 7.50mm Width). A package named Tubeincludes it. This output is configured with Non-Inverted. This trigger is configured to use Positive Edge. There is an electric part mounted in the way of Surface Mount. The JK flip flop operates at 4.75V~5.25Vvolts. A temperature of -40°C~85°C TAis used in the operation. The type of this D latch is D-Type. JK flip flop is a part of the 74FCTseries of FPGAs. In total, it contains 1 elements. It consumes 200μA of quiescent current without being affected by external factors. Currently, there are 20 terminations. It is powered by a voltage of 5V . Input capacitance of this device is 5pF farads. It belongs to the family of electronic devices known as FCT. The maximal supply voltage (Vsup) reaches 5.25V. The supply voltage (Vsup) should be kept above 4.75V for normal operation. WITH HOLD MODEis also one of its characteristics.

CY74FCT377CTSOC Features


Tube package
74FCT series

CY74FCT377CTSOC Applications


There are a lot of Rochester Electronics, LLC CY74FCT377CTSOC Flip Flops applications.

  • Storage registers
  • Single Up Count-Control Line
  • Functionally equivalent to the MC10/100EL29
  • Pattern generators
  • Frequency Divider circuits
  • Individual Asynchronous Resets
  • Control circuits
  • Storage Registers
  • Single Down Count-Control Line
  • High Performance Logic for test systems