English

All Products

View All >>
  • 5M240ZM68I5

5M240ZM68I5

1.81.2/3.3V 0.5mm PMIC 68 Pin 1.8V TFBGA


  • Manufacturer: Altera
  • Origchip NO: 2936-5M240ZM68I5
  • Package: TFBGA
  • Datasheet: -
  • Stock: 537
  • Description: 1.81.2/3.3V 0.5mm PMIC 68 Pin 1.8V TFBGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount Surface Mount
Package / Case TFBGA
Number of Pins 68
JESD-609 Code e0
Pbfree Code no
Number of Terminations 68
ECCN Code EAR99
Terminal Finish TIN LEAD
Max Operating Temperature 100°C
Min Operating Temperature -40°C
Additional Feature YES
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) NOT SPECIFIED
Supply Voltage 1.8V
Terminal Pitch 0.5mm
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count 68
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 1.89V
Power Supplies 1.81.2/3.3V
Temperature Grade INDUSTRIAL
Supply Voltage-Min (Vsup) 1.71V
Number of I/O 52
Clock Frequency 118.3MHz
Propagation Delay 14 ns
Programmable Logic Type FLASH PLD
Number of Logic Blocks (LABs) 240
Output Function MACROCELL
Number of Macro Cells 192
JTAG BST YES
In-System Programmable YES
Height Seated (Max) 1.2mm
Length 5mm
Width 5mm
RoHS Status RoHS Compliant

5M240ZM68I5 Overview


192 macrocells are present in the mobile phone network, which offer radio coverage from a high-power cell tower, antenna, or mast.The product is contained in a TFBGA package.This device has 52 I/O ports programmed into it.There are 68 terminations, which are the practice of ending a transmission line with a device that matches the characteristic impedance of the line.BOTTOMis the terminal position of this electrical part.A voltage of 1.8V is used as the power supply for this device.This part is part of the family [0].68pins are programmed on the chip.It is also possible to find YESwhen using this device.It is mounted by Surface Mount.There are 68pins on it.Currently, it is powered by 1.81.2/3.3Vsources.There is a maximum supply voltage (Vsup) of 1.89V.It is recommended that the operating temperature be higher than -40°C.It is recommended that the operating temperature be below 100°C.There are 240 logic blocks (LABs) in its basic building block.If the supply voltage (Vsup) is greater than 1.71V, then the device will work properly.It should not exceed 118.3MHzin its clock frequency.This kind of FPGA is composed of FLASH PLD.

5M240ZM68I5 Features


TFBGA package
52 I/Os
68 pin count
68 pins
1.81.2/3.3V power supplies
240 logic blocks (LABs)

5M240ZM68I5 Applications


There are a lot of Altera 5M240ZM68I5 CPLDs applications.

  • State machine design
  • Boolean function generators
  • POWER-SAVING MODES
  • Wireless Infrastructure Base Band Unit and Remote Radio Unit
  • STANDARD SERIAL INTERFACE UART
  • ToR/Aggregation/Core Switch and Router
  • Dedicated input registers
  • D/T registers and latches
  • Auxiliary Power Supply Isolated and Non-isolated
  • Interface bridging