All Products

5M80ZE64C5N

1.81.2/3.3V 0.4mm PMIC MAX? V Series 5M80Z 1.8V 64-TQFP Exposed Pad


  • Manufacturer: Intel
  • Origchip NO: 386-5M80ZE64C5N
  • Package: 64-TQFP Exposed Pad
  • Datasheet: PDF
  • Stock: 227
  • Description: 1.81.2/3.3V 0.4mm PMIC MAX? V Series 5M80Z 1.8V 64-TQFP Exposed Pad (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Power Supplies 1.81.2/3.3V
Supply Voltage-Min (Vsup) 1.71V
Programmable Type In System Programmable
Number of I/O 54
Clock Frequency 118.3MHz
Propagation Delay 14 ns
Output Function MACROCELL
Number of Macro Cells 64
JTAG BST YES
Voltage Supply - Internal 1.71V~1.89V
Delay Time tpd(1) Max 7.5ns
Number of Logic Elements/Blocks 80
Height Seated (Max) 1.2mm
Length 7mm
Width 7mm
RoHS Status RoHS Compliant
Factory Lead Time 8 Weeks
Mounting Type Surface Mount
Package / Case 64-TQFP Exposed Pad
Surface Mount YES
Operating Temperature 0°C~85°C TJ
Packaging Tray
Series MAX® V
JESD-609 Code e3
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 64
ECCN Code EAR99
Terminal Finish Matte Tin (Sn) - annealed
Additional Feature YES
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position QUAD
Terminal Form GULL WING
Peak Reflow Temperature (Cel) NOT SPECIFIED
Supply Voltage 1.8V
Terminal Pitch 0.4mm
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Base Part Number 5M80Z
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 1.89V

5M80ZE64C5N Overview


A mobile phone network consists of 64macro cells, which are radio coverage cells served by a high-power cell site (tower, antenna or mast).The product is contained in a 64-TQFP Exposed Pad package.The device is programmed with 54 I/Os.It is programmed to terminate devices at [0].QUADis the terminal position of this electrical part.It is powered from a supply voltage of 1.8V.This part is part of the family [0].Trayshould be used to package the chip.Due to its reliability, it is operated at a temperature of [0].The chip should be mounted by Surface Mount.As part of the MAX? Vseries, it is a type of FPGA.This device is also capable of displaying [0].There are related parts in [0].There are a total of 80 logic elements or blocks.In order for the device to operate, it requires 1.81.2/3.3V power supplies.1.89Vrepresents the maximal supply voltage (Vsup).Ensure that the supply voltage (Vsup) exceeds 1.71V.The clock frequency of this device should not exceed 118.3MHz.

5M80ZE64C5N Features


64-TQFP Exposed Pad package
54 I/Os
The operating temperature of 0°C~85°C TJ
1.81.2/3.3V power supplies

5M80ZE64C5N Applications


There are a lot of Intel 5M80ZE64C5N CPLDs applications.

  • Address decoders
  • Voltage level translation
  • Code converters
  • Complex programmable logic devices
  • Page register
  • Bootloaders for FPGAs
  • I2C BUS INTERFACE
  • Multiple DIP Switch Replacement
  • Digital designs
  • Timing control