All Products

74ACT109

2 Bit Flip Flop DUAL


  • Manufacturer: Fairchild (ON Semiconductor)
  • Origchip NO: 295-74ACT109
  • Package: -
  • Datasheet: -
  • Stock: 322
  • Description: 2 Bit Flip Flop DUAL (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Surface Mount YES
JESD-609 Code e3
Moisture Sensitivity Level (MSL) 1
Number of Terminations 16
Terminal Finish Matte Tin (Sn)
HTS Code 8542.39.00.01
Subcategory FF/Latches
Technology CMOS
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 2
Supply Voltage 5V
Terminal Pitch 1.27mm
Reach Compliance Code unknown
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count 16
JESD-30 Code R-PDSO-G16
Qualification Status Not Qualified
Operating Temperature (Max) 85°C
Operating Temperature (Min) -40°C
Supply Voltage-Max (Vsup) 5.5V
Power Supplies 5V
Temperature Grade INDUSTRIAL
Supply Voltage-Min (Vsup) 4.5V
Load Capacitance 50pF
Number of Bits 2
Family ACT
Output Polarity COMPLEMENTARY
Logic IC Type J-KBAR FLIP-FLOP
Max I(ol) 0.024 A
Trigger Type POSITIVE EDGE
Propagation Delay (tpd) 13 ns
fmax-Min 125 MHz
Max Frequency@Nom-Sup 125000000Hz
Height Seated (Max) 1.75mm
Length 9.9mm
Width 3.9mm
RoHS Status Non-RoHS Compliant

74ACT109 Overview


In the configuration of the trigger, POSITIVE EDGEis used. A total of 16 terminations have been made. An input voltage of 5Vpowers the D latch. This D flip flop belongs to the family of ACT. This part is included in FF/Latches. It is designed with a number of bits of 2. The maximal supply voltage (Vsup) reaches 5.5V. Normally, the supply voltage (Vsup) should be kept above 4.5V. The D latch runs on a voltage of 5V volts. J-KBAR FLIP-FLOPis the logic IC it uses. A total of 2 functions are provided by this T flip flop. This device is equipped with a pin count of 16.

74ACT109 Features


2 Bits
5V power supplies
2 Functions
16 pin count

74ACT109 Applications


There are a lot of Fairchild (ON Semiconductor) 74ACT109 Flip Flops applications.

  • Set-reset capability
  • EMI reduction circuitry
  • Common Clocks
  • Power down protection
  • Buffer registers
  • Supports Live Insertion
  • Clock pulse
  • Safety Clamp
  • Counters
  • Event Detectors