English

All Products

View All >>
  • 74ALVCH16260PAG

74ALVCH16260PAG

2.3V~3.6V Tri-State Latches 74ALVCH Series 56 Pins DUAL CMOS 56-TFSOP (0.240, 6.10mm Width)


  • Manufacturer: Rochester Electronics, LLC
  • Origchip NO: 699-74ALVCH16260PAG
  • Package: 56-TFSOP (0.240, 6.10mm Width)
  • Datasheet: PDF
  • Stock: 476
  • Description: 2.3V~3.6V Tri-State Latches 74ALVCH Series 56 Pins DUAL CMOS 56-TFSOP (0.240, 6.10mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 56-TFSOP (0.240, 6.10mm Width)
Surface Mount YES
Operating Temperature -40°C~85°C
Packaging Tube
Series 74ALVCH
JESD-609 Code e3
Pbfree Code yes
Part Status Obsolete
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 56
Terminal Finish MATTE TIN
Technology CMOS
Voltage - Supply 2.3V~3.6V
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 12
Supply Voltage 3.3V
Terminal Pitch 0.5mm
Reach Compliance Code unknown
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 56
JESD-30 Code R-PDSO-G56
Number of Outputs 2
Qualification Status COMMERCIAL
Output Type Tri-State
Circuit 12:24
Supply Voltage-Max (Vsup) 3.6V
Supply Voltage-Min (Vsup) 2.7V
Family ALVC/VCX/A
Number of Inputs 1
Output Characteristics 3-STATE
Current - Output High, Low 24mA 24mA
Logic Type D-Type Transparent Latch
Output Polarity TRUE
Independent Circuits 1
Delay Time - Propagation 1ns
RoHS Status ROHS3 Compliant

74ALVCH16260PAG Overview


In the 56-TFSOP (0.240, 6.10mm Width) package, it is embedded. This package has the format of Tube. It uses Tri-State as the output. There is a logic type of D-Type Transparent Latch for this electrical device. Electronic parts are mounted in accordance with Surface Mount. It operates at a voltage of 2.3V~3.6V. The operating temperature is -40°C~85°C. This FPGA is part of the 74ALVCH series. A device with this design has 56 terminations. It operates with a supply voltage of 3.3V. 56 pins are provided. In terms of electronic devices, this one is in the ALVC/VCX/A family. 3.6V is the maximum supply voltage (Vsup). There should be a voltage supply (Vsup) greater than 2.7V.

74ALVCH16260PAG Features


56-TFSOP (0.240, 6.10mm Width) package
74ALVCH series
56 pin count

74ALVCH16260PAG Applications


There are a lot of Rochester Electronics, LLC 74ALVCH16260PAG Latches applications.

  • Bus system register with enable parallel lines at bus side
  • Digital bus buffer
  • Four-bit storage with output enable
  • Clocks
  • Stacked or Push-Down Registers
  • Sample and hold register
  • Parallel data storage
  • Frequency
  • Ring counter
  • A/D and D/A conversion