English

All Products

View All >>
  • 74ALVT162821DGGY

74ALVT162821DGGY

2.3V~2.7V 3V~3.6V 150MHz D-Type Flip Flop DUAL 56 Pins 74ALVT Series 56-TFSOP (0.240, 6.10mm Width)


  • Manufacturer: Nexperia USA Inc.
  • Origchip NO: 554-74ALVT162821DGGY
  • Package: 56-TFSOP (0.240, 6.10mm Width)
  • Datasheet: PDF
  • Stock: 115
  • Description: 2.3V~2.7V 3V~3.6V 150MHz D-Type Flip Flop DUAL 56 Pins 74ALVT Series 56-TFSOP (0.240, 6.10mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Current - Output High, Low 8mA 12mA; 12mA 12mA
Number of Bits per Element 10
Max Propagation Delay @ V, Max CL 5ns @ 3.3V, 50pF
Trigger Type Positive Edge
Input Capacitance 3pF
Clock Edge Trigger Type Positive Edge
Length 14mm
Width 6.1mm
RoHS Status ROHS3 Compliant
Factory Lead Time 8 Weeks
Contact Plating Gold
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 56-TFSOP (0.240, 6.10mm Width)
Number of Pins 56
Operating Temperature -40°C~85°C TA
Packaging Tape & Reel (TR)
Published 1998
Series 74ALVT
JESD-609 Code e4
Part Status Active
Moisture Sensitivity Level (MSL) 2 (1 Year)
Number of Terminations 56
Type D-Type
Technology BICMOS
Voltage - Supply 2.3V~2.7V 3V~3.6V
Terminal Position DUAL
Terminal Form GULL WING
Supply Voltage 2.5V
Terminal Pitch 0.5mm
Function Standard
Output Type Tri-State, Non-Inverted
Number of Elements 2
Polarity Non-Inverting
Number of Ports 2
Clock Frequency 150MHz
Propagation Delay 5 ns
Quiescent Current 7mA
Output Characteristics 3-STATE WITH SERIES RESISTOR

74ALVT162821DGGY Overview


56-TFSOP (0.240, 6.10mm Width)is the packaging method. There is an embedded version in the package Tape & Reel (TR). T flip flop uses Tri-State, Non-Invertedas the output. This trigger uses the value Positive Edge. Surface Mountmounts this electrical part. The supply voltage is set to 2.3V~2.7V 3V~3.6V. In the operating environment, the temperature is -40°C~85°C TA. Logic flip flops of this type are classified as D-Type. In terms of FPGAs, it belongs to the 74ALVT series. You should not exceed 150MHzin the output frequency of the device. In total, it contains 2 elements. There have been 56 terminations. Power is supplied from a voltage of 2.5V volts. A JK flip flop with a 3pFfarad input capacitance is used here. It is mounted in the way of Surface Mount. As you can see from the design, it has pins with 56. The clock edge trigger type for this device is Positive Edge. A D flip flop with 2embedded ports is available. It consumes 7mA current.

74ALVT162821DGGY Features


Tape & Reel (TR) package
74ALVT series
56 pins

74ALVT162821DGGY Applications


There are a lot of Nexperia USA Inc. 74ALVT162821DGGY Flip Flops applications.

  • Circuit Design
  • Set-reset capability
  • Bus hold
  • Frequency division
  • Safety Clamp
  • Balanced Propagation Delays
  • Storage registers
  • Parallel data storage
  • EMI reduction circuitry
  • Dynamic threshold performance