All Products

74LVC162373ADGG,51

1.2V~3.6V 8 Bits Tri-State Latches 74LVC Series 74LVC162373 48 Pins DUAL CMOS 48-TFSOP (0.240, 6.10mm Width)


  • Manufacturer: Nexperia USA Inc.
  • Origchip NO: 554-74LVC162373ADGG,51
  • Package: 48-TFSOP (0.240, 6.10mm Width)
  • Datasheet: PDF
  • Stock: 185
  • Description: 1.2V~3.6V 8 Bits Tri-State Latches 74LVC Series 74LVC162373 48 Pins DUAL CMOS 48-TFSOP (0.240, 6.10mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 48-TFSOP (0.240, 6.10mm Width)
Surface Mount YES
Operating Temperature -40°C~125°C
Packaging Tube
Published 2013
Series 74LVC
JESD-609 Code e4
Part Status Obsolete
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 48
Terminal Finish NICKEL PALLADIUM GOLD
Technology CMOS
Voltage - Supply 1.2V~3.6V
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 2
Supply Voltage 2.7V
Terminal Pitch 0.5mm
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number 74LVC162373
Pin Count 48
JESD-30 Code R-PDSO-G48
Qualification Status Not Qualified
Output Type Tri-State
Circuit 8:8
Supply Voltage-Max (Vsup) 3.6V
Load Capacitance 50pF
Number of Ports 2
Number of Bits 8
Family LVC/LCX/Z
Output Characteristics 3-STATE WITH SERIES RESISTOR
Current - Output High, Low 12mA 12mA
Logic Type D-Type Transparent Latch
Output Polarity TRUE
Independent Circuits 2
Delay Time - Propagation 3.3ns
Width 6.1mm

74LVC162373ADGG,51 Overview


Package 48-TFSOP (0.240, 6.10mm Width) includes it. Packaged in the way of Tube. It uses Tri-State as its output configuration. This electrical device has Logic type D-Type Transparent Latch. According to Surface Mount, this electronic part is mounted. In order for it to operate, it needs a supply voltage of 1.2V~3.6V. It is -40°C~125°C at the operating temperature. The 74LVC series is associated with this FPGA. With this electronic part, there are 8 bits. As far as this device is concerned, it has no terminations. 74LVC162373 is the family name of it. In order to operate it, the supply voltage must be 2.7V. With 48 pins, it is equipped. There is a device in this electronic family called LVC/LCX/Z. 2 ports are available on this device. When Vsup reaches 3.6V, the maximal supply voltage is reached.

74LVC162373ADGG,51 Features


48-TFSOP (0.240, 6.10mm Width) package
74LVC series
8 Bits
74LVC162373 family
48 pin count

74LVC162373ADGG,51 Applications


There are a lot of Nexperia USA Inc. 74LVC162373ADGG,51 Latches applications.

  • Buffer Storage
  • BCD counting
  • Shift register
  • Display driver
  • Ring counter
  • Motor Drives
  • Network Switches
  • Automatic test equipment
  • Accumulator Registers
  • Serial Output Data Queuing