All Products

74VHC74N

2V~5.5V 115MHz D-Type Flip Flop 74VHC74 14 Pins 2μA 74VHC Series 14-DIP (0.300, 7.62mm)


  • Manufacturer: ON Semiconductor
  • Origchip NO: 598-74VHC74N
  • Package: 14-DIP (0.300, 7.62mm)
  • Datasheet: PDF
  • Stock: 862
  • Description: 2V~5.5V 115MHz D-Type Flip Flop 74VHC74 14 Pins 2μA 74VHC Series 14-DIP (0.300, 7.62mm)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount Through Hole
Mounting Type Through Hole
Package / Case 14-DIP (0.300, 7.62mm)
Number of Pins 14
Weight 1.62g
Operating Temperature -40°C~85°C TA
Packaging Tube
Series 74VHC
Pbfree Code yes
Part Status Obsolete
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Termination Through Hole
Type D-Type
Voltage - Supply 2V~5.5V
Base Part Number 74VHC74
Function Set(Preset) and Reset
Output Type Differential
Polarity Non-Inverting
Number of Circuits 2
Output Current 8mA
Clock Frequency 115MHz
Propagation Delay 15.4 ns
Turn On Delay Time 4.6 ns
Logic Function AND, D-Type, Flip-Flop
Current - Quiescent (Iq) 2μA
Current - Output High, Low 8mA 8mA
Number of Bits per Element 1
Max Propagation Delay @ V, Max CL 9.3ns @ 5V, 50pF
Trigger Type Positive Edge
Input Capacitance 4pF
Number of Input Lines 4
Clock Edge Trigger Type Positive Edge
REACH SVHC No SVHC
RoHS Status RoHS Compliant
Lead Free Lead Free

74VHC74N Overview


The item is packaged in 14-DIP (0.300, 7.62mm)cases. D flip flop is embedded in the Tube package. There is a Differentialoutput configured with it. This trigger is configured to use Positive Edge. Through Holeis positioned in the way of this electronic part. Powered by a 2V~5.5Vvolt supply, it operates as follows. In this case, the operating temperature is -40°C~85°C TA. D-Typeis the type of this D latch. In this case, it is a type of FPGA belonging to the 74VHC series. It should not exceed 115MHzin terms of its output frequency. This process consumes 2μA quiescents. Members of the 74VHC74family make up this object. Its input capacitance is 4pFfarads. There is an electronic part that is mounted in the way of Through Hole. With its 14pins, it is designed to work with most electronic flip flops. This device has Positive Edgeas its clock edge trigger type. Its superior flexibility is attributed to its use of 2 circuits. The 8mA output current allows it to be designed with the greatest amount of flexibility. A total of 4input lines have been provided.

74VHC74N Features


Tube package
74VHC series
14 pins

74VHC74N Applications


There are a lot of ON Semiconductor 74VHC74N Flip Flops applications.

  • Clock pulse
  • Digital electronics systems
  • Latch
  • Event Detectors
  • Registers
  • Single Up Count-Control Line
  • Count Modes
  • Shift registers
  • Shift Registers
  • High Performance Logic for test systems