All Products

CD4017BNS

5V CMOS DUAL Counters & Dividers 16 Pins POSITIVE EDGE SOP


  • Manufacturer: Texas Instruments
  • Origchip NO: 815-CD4017BNS
  • Package: SOP
  • Datasheet: -
  • Stock: 239
  • Description: 5V CMOS DUAL Counters & Dividers 16 Pins POSITIVE EDGE SOP(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Package / Case SOP
Surface Mount YES
JESD-609 Code e4
Pbfree Code yes
Moisture Sensitivity Level (MSL) 1
Number of Terminations 16
ECCN Code EAR99
Terminal Finish Nickel/Palladium/Gold (Ni/Pd/Au)
HTS Code 8542.39.00.01
Packing Method TR
Technology CMOS
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 1
Supply Voltage 5V
Terminal Pitch 1.27mm
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count 16
JESD-30 Code R-PDSO-G16
Qualification Status Not Qualified
Operating Temperature (Max) 125°C
Operating Temperature (Min) -55°C
Supply Voltage-Max (Vsup) 18V
Power Supplies 5/15V
Temperature Grade MILITARY
Supply Voltage-Min (Vsup) 3V
Load Capacitance 50pF
Number of Bits 10
Family 4000/14000/40000
Logic Function Counter
Max I(ol) 0.0015 A
Prop. Delay@Nom-Sup 270 ns
Trigger Type POSITIVE EDGE
Propagation Delay (tpd) 650 ns
Power Supply Current-Max (ICC) 0.03mA
fmax-Min 5.5 MHz
Count Direction UP
Max Frequency@Nom-Sup 2500000Hz
Load/Preset Input YES
Mode of Operation SYNCHRONOUS
Height Seated (Max) 2mm
Width 5.3mm
RoHS Status RoHS Compliant
Lead Free Lead Free

CD4017BNS Overview


This is a device supplied in the SOP package. In order to configure it, it uses 16terminations. 5Vis enabled to operate in an extremely flexible manner due to its supply voltage. In all, there are 16 pins on each component. In this case, it emerges as a member of the 4000/14000/40000 family. As far as the device is concerned, there are 10bits of information. In terms of Pbfree code, the result may be yes. The device is manufactured at MILITARYdegrees Celsius. The packing of the product is carried out by [0]. In this case, there is 5/15V voltage coming from the voltage source. There is 3V minimum supply voltage (Vsup) for this device. Up to a maximum voltage of 18Vcan be supplied (Vsup). It is usually recommended to set the maximum operating temperature to 125°C. Typically, -55°Cis set as the minimum operating temperature.

CD4017BNS Features


Embedded in the SOP package

CD4017BNS Applications


There are a lot of Texas Instruments CD4017BNS Counters & Dividers applications.

  • Binary counter/decoder
  • SQUARING
  • Up Counters
  • Clocks
  • Analog multiplexing and demultiplexing
  • Time Out Timer for Consumer-Application Industrial Controls
  • Fixed and programmable counters greater than 10
  • Frequency dividers
  • Dual Up Counters
  • Signal gating