All Products

CY39100V388B-125MGI

1.5/3.32.5/3.3V 1.27mm PMIC 2.5V BGA


  • Manufacturer: Cypress Semiconductor
  • Origchip NO: 217-CY39100V388B-125MGI
  • Package: BGA
  • Datasheet: -
  • Stock: 351
  • Description: 1.5/3.32.5/3.3V 1.27mm PMIC 2.5V BGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Package / Case BGA
Surface Mount YES
Packaging Bulk
JESD-609 Code e0
Moisture Sensitivity Level (MSL) 3
Number of Terminations 388
Terminal Finish TIN LEAD
Max Operating Temperature 85°C
Min Operating Temperature -40°C
Additional Feature IT CAN ALSO HAVE AN INPUT VOLTAGE OF 3.3V
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 225
Supply Voltage 2.5V
Terminal Pitch 1.27mm
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 388
Supply Voltage-Max (Vsup) 2.7V
Power Supplies 1.5/3.32.5/3.3V
Temperature Grade INDUSTRIAL
Supply Voltage-Min (Vsup) 2.3V
Number of I/O 294
RAM Size 30kB
Memory Type SRAM
Propagation Delay 10 ns
Frequency (Max) 125MHz
Organization 0 DEDICATED INPUTS, 294 I/O
Programmable Logic Type LOADABLE PLD
Speed Grade 125
Output Function MACROCELL
Number of Macro Cells 1536
JTAG BST YES
In-System Programmable YES
Height Seated (Max) 2.46mm
Length 35mm
Width 35mm
Radiation Hardening No
RoHS Status RoHS Compliant

CY39100V388B-125MGI Overview


The mobile phone network has 1536 macro cells, which are cells that provide radio coverage from high-power cell sites (towers, antennas, or masts).There is a BGA package containing it.In this case, there are 294 I/Os programmed.It is programmed that device terminations will be 388 .This electrical part is wired with a terminal position of BOTTOM.A voltage of 2.5Vprovides power to the device.It is included in Programmable Logic Devices.Bulkshould be used for packaging the chip.388pins are programmed on the chip.When using this device, IT CAN ALSO HAVE AN INPUT VOLTAGE OF 3.3Vcan also be found.It is recommended that data be stored in [0].A power supply of 1.5/3.32.5/3.3Vis required to operate it.In this case, the maximum supply voltage (Vsup) reaches 2.7V.The operating temperature should be higher than -40°C.There should be a temperature below 85°Cat the time of operation.In order to operate properly, the supply voltage (Vsup) should be greater than 2.3V.It should be below 125MHzat the maximal frequency.A programmable logic type is classified as LOADABLE PLD.

CY39100V388B-125MGI Features


BGA package
294 I/Os
388 pin count
1.5/3.32.5/3.3V power supplies

CY39100V388B-125MGI Applications


There are a lot of Cypress Semiconductor CY39100V388B-125MGI CPLDs applications.

  • Timing control
  • Random logic replacement
  • POWER-SAVING MODES
  • Interface bridging
  • SFP, QSFP, QSFP-DD, OSFP, Mini-SAS HD Port Management
  • Parity generators
  • State machine design
  • Voltage level translation
  • Handheld digital devices
  • Auxiliary Power Supply Isolated and Non-isolated