All Products

CY39100V388B-200MGC

1.5/3.32.5/3.3V 1.27mm PMIC 388 Pin 286MHz 2.5V BGA


  • Manufacturer: Cypress Semiconductor
  • Origchip NO: 217-CY39100V388B-200MGC
  • Package: BGA
  • Datasheet: -
  • Stock: 718
  • Description: 1.5/3.32.5/3.3V 1.27mm PMIC 388 Pin 286MHz 2.5V BGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount Surface Mount
Package / Case BGA
Number of Pins 388
JESD-609 Code e0
Number of Terminations 388
Terminal Finish TIN LEAD
Max Operating Temperature 70°C
Min Operating Temperature 0°C
Additional Feature ALSO OPERATES WITH 3.3V SUPPLY VOLTAGE
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 225
Supply Voltage 2.5V
Terminal Pitch 1.27mm
Frequency 286MHz
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 388
Qualification Status Not Qualified
Power Supplies 1.5/3.32.5/3.3V
Temperature Grade COMMERCIAL
Max Supply Voltage 3.6V
Min Supply Voltage 2.3V
Number of I/O 294
RAM Size 30kB
Memory Type SRAM
Propagation Delay 7.5 ns
Turn On Delay Time 7.5 ns
Frequency (Max) 200MHz
Organization 0 DEDICATED INPUTS, 294 I/O
Programmable Logic Type LOADABLE PLD
Speed Grade 200
Output Function MACROCELL
Number of Macro Cells 1536
JTAG BST YES
In-System Programmable YES
Height Seated (Max) 2.46mm
Length 35mm
Width 35mm
RoHS Status RoHS Compliant

CY39100V388B-200MGC Overview


In the mobile phone network, there are 1536macro cells, which are cells with high-power antennas and towers.The product is contained in a BGA package.The device has 294inputs and outputs.It is programmed to terminate devices at [0].This electrical part is wired with a terminal position of BOTTOM.There is 2.5V voltage supply for this device.There is a part in the family [0].There are 388 pins on the chip.This device also displays [0].In this case, SRAMwill be used to store the data.This electronic part is mounted in the way of Surface Mount.There are 388 pins on the device.A voltage of 3.6V is the maximum supply voltage for this device.Despite its minimal supply voltage of [0], it is capable of operating.It runs on 1.5/3.32.5/3.3Vvolts of power.A frequency of 286MHzcan be achieved.Operating temperatures should be higher than 0°C.It is recommended to keep the operating temperature below 70°C.If the maximal frequency is less than [0], it should be lower than that.A programmable logic type is classified as LOADABLE PLD.

CY39100V388B-200MGC Features


BGA package
294 I/Os
388 pin count
388 pins
1.5/3.32.5/3.3V power supplies

CY39100V388B-200MGC Applications


There are a lot of Cypress Semiconductor CY39100V388B-200MGC CPLDs applications.

  • Protection relays
  • Programmable power management
  • Page register
  • Random logic replacement
  • Multiple Clock Source Selection
  • PULSE WIDTH MODULATION (PWM)
  • Pattern recognition
  • ROM patching
  • Interface bridging
  • Cross-Matrix Switch