English

All Products

View All >>
  • EPM240GT100C4N

EPM240GT100C4N

1.5/3.31.8V 0.5mm PMIC MAX? II Series EPM240 1.8V 100-TQFP


  • Manufacturer: Intel
  • Origchip NO: 386-EPM240GT100C4N
  • Package: 100-TQFP
  • Datasheet: PDF
  • Stock: 490
  • Description: 1.5/3.31.8V 0.5mm PMIC MAX? II Series EPM240 1.8V 100-TQFP (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time 8 Weeks
Mounting Type Surface Mount
Package / Case 100-TQFP
Surface Mount YES
Operating Temperature 0°C~85°C TJ
Packaging Tray
Published 2003
Series MAX® II
JESD-609 Code e3
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 100
ECCN Code EAR99
Terminal Finish MATTE TIN (472) OVER COPPER
Additional Feature IT CAN ALSO OPERATE AT 3.3V
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position QUAD
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Supply Voltage 1.8V
Terminal Pitch 0.5mm
Time@Peak Reflow Temperature-Max (s) 40
Base Part Number EPM240
JESD-30 Code S-PQFP-G100
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 1.89V
Power Supplies 1.5/3.31.8V
Supply Voltage-Min (Vsup) 1.71V
Programmable Type In System Programmable
Number of I/O 80
Propagation Delay 6.1 ns
Output Function MACROCELL
Number of Macro Cells 192
JTAG BST YES
Voltage Supply - Internal 1.71V~1.89V
Delay Time tpd(1) Max 4.7ns
Number of Logic Elements/Blocks 240
Height Seated (Max) 1.2mm
Length 14mm
Width 14mm
RoHS Status RoHS Compliant

EPM240GT100C4N Overview


A mobile phone network consists of 192macro cells, which are radio coverage cells served by a high-power cell site (tower, antenna or mast).A 100-TQFP package contains the item.In this case, there are 80 I/Os programmed.100terminations are programmed into the device.Its terminal position is QUAD.Power is provided by a supply voltage of 1.8V volts.There is a part included in Programmable Logic Devices.It is recommended that the chip be packaged by Tray.The temperature at which it operates is set to 0°C~85°C TJin order to ensure its reliability.Ideally, the chip should be mounted by Surface Mount.It belongs to the MAX? IIseries of FPGAs.When using this device, IT CAN ALSO OPERATE AT 3.3Vcan also be found.The EPM240shows its related parts.This logic element/block contains 240logic elements.It runs on 1.5/3.31.8Vvolts of power.The maximal supply voltage (Vsup) reaches 1.89V.The supply voltage (Vsup) should be greater than 1.71V.

EPM240GT100C4N Features


100-TQFP package
80 I/Os
The operating temperature of 0°C~85°C TJ
1.5/3.31.8V power supplies

EPM240GT100C4N Applications


There are a lot of Intel EPM240GT100C4N CPLDs applications.

  • Digital systems
  • Power up sequencing
  • Bootloaders for FPGAs
  • DDC INTERFACE
  • DMA control
  • Pattern recognition
  • Programmable power management
  • Synchronous or asynchronous mode
  • Dedicated input registers
  • Portable digital devices