All Products

EPM7096LC68-12

1.27mm PMIC 68 Pin 125MHz 5V PLCC


  • Manufacturer: Altera
  • Origchip NO: 2936-EPM7096LC68-12
  • Package: PLCC
  • Datasheet: PDF
  • Stock: 145
  • Description: 1.27mm PMIC 68 Pin 125MHz 5V PLCC (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount Surface Mount
Package / Case PLCC
Number of Pins 68
Published 1998
JESD-609 Code e0
Pbfree Code no
Part Status Discontinued
Moisture Sensitivity Level (MSL) 3
Number of Terminations 68
ECCN Code EAR99
Terminal Finish Tin/Lead (Sn/Pb)
Max Operating Temperature 70°C
Min Operating Temperature 0°C
Additional Feature CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position QUAD
Terminal Form J BEND
Peak Reflow Temperature (Cel) 220
Supply Voltage 5V
Terminal Pitch 1.27mm
Frequency 125MHz
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 68
Qualification Status Not Qualified
Operating Supply Voltage 5V
Temperature Grade COMMERCIAL
Max Supply Voltage 5.25V
Min Supply Voltage 4.75V
Number of I/O 52
Memory Type EEPROM
Propagation Delay 12 ns
Frequency (Max) 125MHz
Programmable Logic Type EE PLD
Number of Gates 1800
Number of Programmable I/O 52
Number of Logic Blocks (LABs) 6
Output Function MACROCELL
Number of Macro Cells 96
JTAG BST NO
In-System Programmable NO
Height Seated (Max) 5.08mm
RoHS Status RoHS Compliant

EPM7096LC68-12 Overview


There are 96 macro cells. A macro cell is a cell in a mobile phone network that provides radio coverage through the use of a high-power cell site (tower, antenna or mast).You can find it in package [0].There are 52 I/Os programmed in it.The device is programmed with 68 terminations.This electrical component has a terminal position of 0.The power supply voltage is 5V.It is a part of the family [0].Chips are programmed with 68 pins.This device is also capable of displaying [0].A digital circuit can be constructed using 1800gates.If high efficiency is to be achieved, the supply voltage should be maintained at [0].Data is stored using [0].In this case, Surface Mountis used to mount the electronic component.There are 68pins on it.There is a maximum supply voltage of 5.25V.It is powered by 4.75Vas its minimum supply voltage.There are 52 Programmable I/Os.A frequency of 125MHzcan be achieved.The operating temperature should be higher than 0°C.A temperature less than 70°Cshould be used for operation.There are 6logic blocks (LABs) that make up its basic building block.The maximum frequency should not exceed 125MHz.This kind of FPGA is composed of EE PLD.

EPM7096LC68-12 Features


PLCC package
52 I/Os
68 pin count
68 pins
6 logic blocks (LABs)

EPM7096LC68-12 Applications


There are a lot of Altera EPM7096LC68-12 CPLDs applications.

  • I/O expansion
  • Custom shift registers
  • State machine control
  • Software-Driven Hardware Configuration
  • Custom state machines
  • ToR/Aggregation/Core Switch and Router
  • Digital systems
  • SUPERVISORY FUNCTION (LVD AND WATCHDOG)
  • Boolean function generators
  • STANDARD SERIAL INTERFACE UART