All Products

EPM7128AEFC100-5N

1mm PMIC 100 Pin 250MHz 3.3V FBGA


  • Manufacturer: Altera
  • Origchip NO: 2936-EPM7128AEFC100-5N
  • Package: FBGA
  • Datasheet: PDF
  • Stock: 689
  • Description: 1mm PMIC 100 Pin 250MHz 3.3V FBGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time 10 Weeks
Mount Surface Mount
Package / Case FBGA
Number of Pins 100
Published 1998
JESD-609 Code e1
Pbfree Code yes
Moisture Sensitivity Level (MSL) 3
Number of Terminations 100
ECCN Code 3A991
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
Max Operating Temperature 70°C
Min Operating Temperature 0°C
Additional Feature YES
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 260
Supply Voltage 3.3V
Terminal Pitch 1mm
Frequency 250MHz
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 100
Qualification Status Not Qualified
Operating Supply Voltage 3.3V
Temperature Grade COMMERCIAL
Max Supply Voltage 3.6V
Min Supply Voltage 3V
Number of I/O 84
Memory Type EEPROM
Propagation Delay 5 ns
Turn On Delay Time 5 ns
Frequency (Max) 192.3MHz
Programmable Logic Type EE PLD
Number of Gates 2500
Number of Programmable I/O 84
Number of Logic Blocks (LABs) 8
Speed Grade 5
Output Function MACROCELL
Number of Macro Cells 128
JTAG BST YES
In-System Programmable YES
Height Seated (Max) 1.7mm
Length 11mm
Width 11mm
RoHS Status RoHS Compliant
Lead Free Lead Free

EPM7128AEFC100-5N Overview


There are 128 macro cells, which provide radio coverage via high-power cell towers, antennas or masts in a mobile phone network.FBGAis the package in which it resides.It is programmed with 84 I/Os.There is a 100terminations set on devices.There is a BOTTOMterminal position on the electrical part in question.It is powered by a voltage of 3.3V volts.There is a part included in Programmable Logic Devices.In this chip, the 100pins are programmed.When using this device, YEScan also be found.A digital circuit can be constructed using 2500gates.High efficiency requires the supply voltage to be maintained at [0].In this case, EEPROMwill be used to store the data.It is mounted by Surface Mount.The 100pins are designed into the board.This device operates at a voltage of 3.6V when the maximum supply voltage is applied.In order for it to operate, a supply voltage of 3Vis required.There are 84 programmable I/Os, which are method of data transmissions, via input/output (I/O), between a central processing unit (CPU) and a peripheral device, such as a network adapter or a Parallel ATA storage device. A frequency of 250MHzcan be achieved.In order to operate, the temperature should be higher than 0°C.It is recommended that the operating temperature be below 70°C.In its simplest form, it consists of 8 logic blocks (LABs).There should be a lower maximum frequency than 192.3MHz.A programmable logic type is categorized as EE PLD.

EPM7128AEFC100-5N Features


FBGA package
84 I/Os
100 pin count
100 pins
8 logic blocks (LABs)

EPM7128AEFC100-5N Applications


There are a lot of Altera EPM7128AEFC100-5N CPLDs applications.

  • Power Meter SMPS
  • State machine design
  • Cross-Matrix Switch
  • I/O expansion
  • Discrete logic functions
  • USB Bus
  • Voltage level translation
  • Synchronous or asynchronous mode
  • Software-Driven Hardware Configuration
  • Dedicated input registers