All Products

EPM9560ARC240-10

3.3/55V 0.5mm PMIC MAX? 9000A Series EPM9560 5V 240-BFQFP Exposed Pad


  • Manufacturer: Intel
  • Origchip NO: 386-EPM9560ARC240-10
  • Package: 240-BFQFP Exposed Pad
  • Datasheet: PDF
  • Stock: 712
  • Description: 3.3/55V 0.5mm PMIC MAX? 9000A Series EPM9560 5V 240-BFQFP Exposed Pad (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 240-BFQFP Exposed Pad
Surface Mount YES
Operating Temperature 0°C~70°C TA
Packaging Tray
Series MAX® 9000A
JESD-609 Code e0
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 240
ECCN Code 3A991
Terminal Finish Tin/Lead (Sn/Pb)
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position QUAD
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 220
Supply Voltage 5V
Terminal Pitch 0.5mm
Reach Compliance Code compliant
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number EPM9560
JESD-30 Code S-PQFP-G240
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 5.25V
Power Supplies 3.3/55V
Supply Voltage-Min (Vsup) 4.75V
Programmable Type In System Programmable
Number of I/O 191
Clock Frequency 144.9MHz
Propagation Delay 11.4 ns
Number of Gates 12000
Output Function MACROCELL
Number of Macro Cells 560
JTAG BST YES
Voltage Supply - Internal 4.75V~5.25V
Delay Time tpd(1) Max 10ns
Number of Logic Elements/Blocks 35
Height Seated (Max) 4.1mm
Length 32mm
Width 32mm
RoHS Status Non-RoHS Compliant

EPM9560ARC240-10 Overview


Currently, there are 560 macro cells, which are low-power cell sites (towers, antennas, masts) that serve as radio coverage.It is contained in package [0].As a result, it has 191 I/O ports programmed.There are 240 terminations programmed into the device.This electrical component has a terminal position of 0.The power supply voltage is 5V.This part is in the family [0].It is recommended that the chip be packaged by Tray.The operating temperature of the machine is 0°C~70°C TA to ensure its reliability.Ensure that the chip is mounted by Surface Mount.As part of the MAX? 9000Aseries, it is a type of FPGA.The EPM9560can be used to identify its related parts.A digital circuit is built using 12000gates.35logic elements/blocks exist.The system runs on a power supply of 3.3/55V watts.There is a maximum supply voltage (Vsup) of 5.25V.A supply voltage (Vsup) of greater than 4.75V should be used.clock frequency should not exceed [0].

EPM9560ARC240-10 Features


240-BFQFP Exposed Pad package
191 I/Os
The operating temperature of 0°C~70°C TA
3.3/55V power supplies

EPM9560ARC240-10 Applications


There are a lot of Intel EPM9560ARC240-10 CPLDs applications.

  • Battery operated portable devices
  • Bootloaders for FPGAs
  • Discrete logic functions
  • Network Interface Card (NIC) and Host Bus Adapter (HBA)
  • Parity generators
  • Multiple Clock Source Selection
  • State machine design
  • Boolean function generators
  • Field programmable gate
  • Page register