All Products

HEF4013BT-Q100J

3V~15V 40MHz D-Type Flip Flop DUAL 4013 14 Pins 4000B Series 14-SOIC (0.154, 3.90mm Width)


  • Manufacturer: Nexperia USA Inc.
  • Origchip NO: 554-HEF4013BT-Q100J
  • Package: 14-SOIC (0.154, 3.90mm Width)
  • Datasheet: PDF
  • Stock: 289
  • Description: 3V~15V 40MHz D-Type Flip Flop DUAL 4013 14 Pins 4000B Series 14-SOIC (0.154, 3.90mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time 4 Weeks
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 14-SOIC (0.154, 3.90mm Width)
Number of Pins 14
Operating Temperature -40°C~125°C TA
Packaging Tape & Reel (TR)
Published 2008
Series 4000B
Part Status Active
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 14
Type D-Type
Technology CMOS
Voltage - Supply 3V~15V
Terminal Position DUAL
Terminal Form GULL WING
Supply Voltage 5V
Base Part Number 4013
Function Set(Preset) and Reset
Output Type Differential
Number of Elements 2
Polarity Non-Inverting
Supply Voltage-Min (Vsup) 3V
Clock Frequency 40MHz
Propagation Delay 60 ns
Quiescent Current 4μA
Turn On Delay Time 220 ns
Logic Function AND, D-Type
Current - Output High, Low 3.4mA 3.4mA
Number of Bits per Element 1
Max Propagation Delay @ V, Max CL 60ns @ 15V, 50pF
Trigger Type Positive Edge
Input Capacitance 7.5pF
Clock Edge Trigger Type Positive Edge
Length 8.65mm
Width 3.9mm
Radiation Hardening No
REACH SVHC No SVHC
RoHS Status ROHS3 Compliant

HEF4013BT-Q100J Overview


In the form of 14-SOIC (0.154, 3.90mm Width), it has been packaged. A package named Tape & Reel (TR)includes it. As configured, the output uses Differential. It is configured with the trigger Positive Edge. There is an electrical part that is mounted in the way of Surface Mount. A voltage of 3V~15Vis used as the supply voltage. A temperature of -40°C~125°C TAis considered to be the operating temperature. The type of this D latch is D-Type. In this case, it is a type of FPGA belonging to the 4000B series. There should be no greater frequency than 40MHzon its output. There are 2 elements in it. The number of terminations is 14. The 4013 family contains this object. The D flip flop is powered by a voltage of 5V . This T flip flop has a capacitance of 7.5pF farads at the input. It is mounted in the way of Surface Mount. The 14pins are designed into the board. There is a clock edge trigger type of Positive Edgeon this device. For normal operation, the supply voltage (Vsup) should be kept above 3V. This D latch consumes 4μA quiescent current at all.

HEF4013BT-Q100J Features


Tape & Reel (TR) package
4000B series
14 pins

HEF4013BT-Q100J Applications


There are a lot of Nexperia USA Inc. HEF4013BT-Q100J Flip Flops applications.

  • 2 – Bit synchronous counter
  • Reduced system switching noise
  • Data transfer
  • Patented noise
  • Storage Registers
  • Bus hold
  • Shift registers
  • Pattern generators
  • Balanced Propagation Delays
  • ESD protection