All Products

ISPLSI 5512VE-100LB388

2.5/3.33.3V 1.27mm PMIC ispLSI? 5000VE Series ISPLSI 5512 3.3V 388-BBGA


  • Manufacturer: Lattice Semiconductor Corporation
  • Origchip NO: 477-ISPLSI 5512VE-100LB388
  • Package: 388-BBGA
  • Datasheet: PDF
  • Stock: 505
  • Description: 2.5/3.33.3V 1.27mm PMIC ispLSI? 5000VE Series ISPLSI 5512 3.3V 388-BBGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 388-BBGA
Surface Mount YES
Operating Temperature 0°C~70°C TA
Packaging Tray
Published 2002
Series ispLSI® 5000VE
JESD-609 Code e0
Pbfree Code no
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 388
ECCN Code EAR99
Terminal Finish Tin/Lead (Sn/Pb)
Additional Feature YES
HTS Code 8542.39.00.01
Subcategory Programmable Logic Devices
Technology CMOS
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 225
Supply Voltage 3.3V
Terminal Pitch 1.27mm
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number ISPLSI 5512
Pin Count 388
JESD-30 Code S-PBGA-B388
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 3.6V
Power Supplies 2.5/3.33.3V
Supply Voltage-Min (Vsup) 3V
Programmable Type In System Programmable
Number of I/O 256
Clock Frequency 67MHz
Propagation Delay 10 ns
Number of Gates 24000
Output Function MACROCELL
Number of Macro Cells 512
JTAG BST YES
Voltage Supply - Internal 3V~3.6V
Delay Time tpd(1) Max 10ns
Number of Logic Elements/Blocks 16
Height Seated (Max) 3.25mm
Length 35mm
Width 35mm
RoHS Status Non-RoHS Compliant

ISPLSI 5512VE-100LB388 Overview


There are 512 macro cells, which provide radio coverage via high-power cell towers, antennas or masts in a mobile phone network.In the 388-BBGApackage, you will find it.This device has 256 I/O ports programmed into it.388terminations have been programmed into the device.There is a BOTTOMterminal position on the electrical part in question.The device is powered by a voltage of 3.3V volts.The part belongs to Programmable Logic Devices family.It is packaged in the way of Tray.It operates with the operating temperature of 0°C~70°C TA to ensure its reliability.It is mounted in the way of Surface Mount.In FPGA terms, it is a type of ispLSI? 5000VEseries FPGA.It is programmed with 388 pins.This device can also display [0].The ISPLSI 5512indicates that its related parts can be found.There are 24000 gates, which are devices that acts as a building block for digital circuits. There are 16 logic elements/blocks, which are fundamental building blocks of field-programmable gate array (FPGA) technology.Currently, it is powered by 2.5/3.33.3Vsources.In this case, the maximum supply voltage (Vsup) is 3.6V.Voltage supply (Vsup) should be higher than 3V.It is recommended that the clock frequency not exceed 67MHz.

ISPLSI 5512VE-100LB388 Features


388-BBGA package
256 I/Os
The operating temperature of 0°C~70°C TA
388 pin count
2.5/3.33.3V power supplies

ISPLSI 5512VE-100LB388 Applications


There are a lot of Lattice Semiconductor Corporation ISPLSI 5512VE-100LB388 CPLDs applications.

  • Address decoders
  • Digital systems
  • Bootloaders for FPGAs
  • Battery operated portable devices
  • Programmable polarity
  • Software-driven hardware configuration
  • INTERRUPT SYSTEM
  • ANALOG-TO-DIGITAL CONVERTOR (ADC)
  • Network Interface Card (NIC) and Host Bus Adapter (HBA)
  • Cross-Matrix Switch