All Products

LC4064B-5TN48C

0.5mm PMIC ispMACH? 4000B Series LC4064 48 Pin 2.5V 48-LQFP

Manufacturer: Lattice Semiconductor Corporation
Origchip NO: 477-LC4064B-5TN48C
Package: 48-LQFP
Datasheet: PDF
Stock: 475
Description: 0.5mm PMIC ispMACH? 4000B Series LC4064 48 Pin 2.5V 48-LQFP (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	48-LQFP
Number of Pins	48
Operating Temperature	0°C~90°C TJ
Packaging	Tray
Published	2000
Series	ispMACH® 4000B
JESD-609 Code	e3
Pbfree Code	yes
Part Status	Obsolete
Moisture Sensitivity Level (MSL)	3 (168 Hours)
Number of Terminations	48
ECCN Code	EAR99
Terminal Finish	Matte Tin (Sn)
Additional Feature	YES
Subcategory	Programmable Logic Devices
Technology	CMOS
Terminal Position	QUAD
Terminal Form	GULL WING
Peak Reflow Temperature (Cel)	260
Supply Voltage	2.5V
Terminal Pitch	0.5mm
Time@Peak Reflow Temperature-Max (s)	40
Base Part Number	LC4064
Pin Count	48
Qualification Status	Not Qualified
Operating Supply Voltage	2.5V
Programmable Type	In System Programmable
Max Supply Voltage	2.7V
Min Supply Voltage	2.3V
Operating Supply Current	12mA
Number of I/O	32
Nominal Supply Current	12mA
Memory Type	EEPROM
Propagation Delay	5 ns
Number of Logic Elements/Cells	4
Max Frequency	400MHz
Number of Programmable I/O	208
Output Function	MACROCELL
Number of Macro Cells	64
JTAG BST	YES
Number of Dedicated Inputs	4
Voltage Supply - Internal	2.3V~2.7V
Delay Time tpd(1) Max	5ns
Height Seated (Max)	1.2mm
Length	7mm
Width	7mm
RoHS Status	RoHS Compliant
Lead Free	Lead Free

LC4064B-5TN48C Overview

64 macrocells are present in the mobile phone network, which offer radio coverage from a high-power cell tower, antenna, or mast.You can find it in package [0].There are 32 I/Os programmed in it.48terminations have been programmed into the device.This electrical component has a terminal position of 0.The power supply voltage is 2.5V.There is a part included in Programmable Logic Devices.It is recommended that the chip be packaged by Tray.In order to ensure the reliability of the device, it is designed to operate at a temperature of [0].Surface Mountshould be used for mounting the chip.FPGAs belonging to the ispMACH? 4000Bseries contain this type of chip.It is equipped with 48 pin count.It is also possible to find YESwhen using this device.According to the LC4064, its related parts can be found.If high efficiency is desired, the supply voltage should be kept at [0].It is adopted to store data in [0].A Surface Mountis mounted on this electronic component.There are 48 pins embedded in the device.It operates at a maximum supply voltage of 2.7V volts.It operates with the minimal supply voltage of 2.3V.There are 208 programmable I/Os, which are method of data transmissions, via input/output (I/O), between a central processing unit (CPU) and a peripheral device, such as a network adapter or a Parallel ATA storage device. The maximum frequency should not exceed 400MHz.Input signals are detected using 4dedicated inputs.Fundamental building blocks consist of 4logic elements/cells.

LC4064B-5TN48C Features

48-LQFP package
32 I/Os
The operating temperature of 0°C~90°C TJ
48 pin count
48 pins

LC4064B-5TN48C Applications

There are a lot of Lattice Semiconductor Corporation LC4064B-5TN48C CPLDs applications.

Dedicated input registers
Bootloaders for FPGAs
State machine design
White goods (Washing, Cold, Aircon ,...)
ANALOG-TO-DIGITAL CONVERTOR (ADC)
SUPERVISORY FUNCTION (LVD AND WATCHDOG)
Address decoders
I2C BUS INTERFACE
Software-driven hardware configuration
Custom shift registers