All Products

MC10EP35DTG

-3V~-5.5V 3GHz 2 Bit JK Type Flip Flop DUAL 50mA 10EP Series 8-TSSOP, 8-MSOP (0.118, 3.00mm Width)


  • Manufacturer: Rochester Electronics, LLC
  • Origchip NO: 699-MC10EP35DTG
  • Package: 8-TSSOP, 8-MSOP (0.118, 3.00mm Width)
  • Datasheet: PDF
  • Stock: 124
  • Description: -3V~-5.5V 3GHz 2 Bit JK Type Flip Flop DUAL 50mA 10EP Series 8-TSSOP, 8-MSOP (0.118, 3.00mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to Utmel.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 8-TSSOP, 8-MSOP (0.118, 3.00mm Width)
Surface Mount YES
Operating Temperature -40°C~85°C TA
Packaging Tube
Series 10EP
JESD-609 Code e3
Pbfree Code no
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 8
Type JK Type
Terminal Finish MATTE TIN
Additional Feature NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V
Technology ECL
Voltage - Supply -3V~-5.5V
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Supply Voltage 3.3V
Terminal Pitch 0.65mm
Time@Peak Reflow Temperature-Max (s) 40
JESD-30 Code S-PDSO-G8
Function Reset
Qualification Status COMMERCIAL
Output Type Differential
Number of Elements 1
Supply Voltage-Max (Vsup) 5.5V
Supply Voltage-Min (Vsup) 3V
Number of Bits 2
Clock Frequency 3GHz
Family 10E
Current - Quiescent (Iq) 50mA
Output Polarity COMPLEMENTARY
Trigger Type Positive Edge
Propagation Delay (tpd) 0.49 ns
Length 3mm
Width 3mm
RoHS Status ROHS3 Compliant

MC10EP35DTG Overview


The package is in the form of 8-TSSOP, 8-MSOP (0.118, 3.00mm Width). As part of the package Tube, it is embedded. As configured, the output uses Differential. There is a trigger configured with Positive Edge. In this case, the electronic component is mounted in the way of Surface Mount. The JK flip flop operates at a voltage of -3V~-5.5V. It is operating at a temperature of -40°C~85°C TA. It belongs to the type JK Typeof flip flops. In this case, it is a type of FPGA belonging to the 10EP series. Its output frequency should not exceed 3GHz Hz. The list contains 1 elements. As a result, it consumes 50mA quiescent current and is not affected by external forces. 8terminations have occurred. An input voltage of 3.3Vpowers the D latch. In terms of electronic devices, this device belongs to the 10Efamily of devices. There are 2bits in this flip flop. 5.5Vis the maximum supply voltage (Vsup). Normally, the supply voltage (Vsup) should be above 3V. Additionally, there are NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V on the electronic flip flop that can be referred to.

MC10EP35DTG Features


Tube package
10EP series
2 Bits

MC10EP35DTG Applications


There are a lot of Rochester Electronics, LLC MC10EP35DTG Flip Flops applications.

  • Single Down Count-Control Line
  • Shift Registers
  • Dynamic threshold performance
  • Storage registers
  • High Performance Logic for test systems
  • Divide a clock signal by 2 or 4
  • Set-reset capability
  • Safety Clamp
  • Bus hold
  • Clock pulse